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I. INTRODUCTION
Broadband Wireless Access (BWA) has become a popular choice over Digital Subscriber Line (DSL) or cable modem for internet access. Worldwide Interoperability for Microwave Access (WiMAX) is based on IEEE 802.16 standard for BWA system. The fixed BWA (FBWA) is based on IEEE 802.16-2004 and operates in the frequency band of 2 to 11GHz [1] . Amendment IEEE 802.16e adds mobility support to IEEE 802.16 and defines standard for mobile BWA (MBWA) in the frequency band 2 to 6GHz. Typical data rate in IEEE 802.16e is 5Mbps with bandwidth 1.25 to 20 MHz. Both IEEE 802.16-2004 and IEEE 802.16e permit Non Line of Sight (NLOS) connectivity [2] .
Orthogonal Frequency Division Multiplexing (OFDM) [2] technique offers promising solution that has gained tremendous research interest in recent years due to its high transmission capability and alleviating the adverse effects of Inter Symbol Interference (ISI) and Inter Channel Interference (ICI) ability. In an OFDM system, the data is divided into multiple parallel sub-streams at a reduced data rate, and each is modulated and transmitted on a separate orthogonal subcarrier. This increases Manuscript received October 14, 2013, revised January 23, 2013. This research is supported by The Institution of Engineer (India), Kolkata, India. Project id is UG2013007. symbol duration and improves system robustness. OFDM is achieved by providing multiplexing on users' data streams on both uplink and downlink transmissions. OFDM is the fundamental building block of the IEEE 802.16 standard.
Interleaving plays an important role in improving the performance of Forward Error Correcting (FEC) codes in terms of bit error rate. Interleaving is a process to rearrange code symbols so as to spread burst of errors into random like errors and thereafter FEC techniques can be applied to correct them. Block interleaving is one of the widely used techniques for interleaving in which the bits received from the encoder are stored row wise in the interleaver's memory and read column wise. WiMAX uses a special type of block interleaver in which the channelinterleaver depth and pattern varies based on code rate and modulation type.
In this paper, we propose a novel technique to implement the address generator used in OFDM-WiMAX de-interleaver. The conventional Look-Up Table (LUT) based technique for address generation has been redesigned to use the memory blocks efficiently. During this work, it has been observed that within a modulation scheme the address LUT of a smaller interleaver depth is the subset of the address LUT of larger interleaver depth in WiMAX de-interleaver address generator. This relationship between the address LUTs is used to propose a novel memory efficient LUT based address generator for WiMAX de-interleaver. The proposed scheme shows 81.25 % improvement in terms of saving memory blocks. A hardware structure for the proposed LUT based deinterleaver address generator is designed and is transformed into a VHDL model using Xilinx Integrated Software Environment (ISE). The model is then implemented on two reconfigurable platforms and comparative analysis in term of FPGA resources / parameters between the two is also presented. Based on the equivalence drawn using [3] , our implementation shows betterment of approximately 30% over [4] in terms of maximum operating frequency.
II. SYSTEM DESCRIPTION
The system level overview of IEEE 802.16e based WiMAX system is described in Fig. 1 . In this system, the input binary data stream obtained from a source is randomized to prevent a long sequence of 1s and 0s, which will cause timing recovery problem at the receiver. Pseudo Random Binary Sequence (PRBS) is used in which randomization is done by modulo 2 addition of the data with the output of the PBRS itself [5] . The randomized data bits are thereafter encoded using Reed Solomon (RS) encoder followed by Convolutional Coder (CC). The former is suitable for correction of burst type of error whereas the later is for random error. After RS-CC encoding all encoded data bits shall be interleaved by a special type of block interleaver. Thereafter, data passes through the mapper block in which modulation takes place. The resulting data symbols are used to construct one OFDM symbol by performing Inverse Fast Fourier Transform (IFFT).
In the receiver, inverse blocks are applied which perform DFT, de-mapping, de-interleaving, decoding and de-randomizing operations in sequential manner to get back the original data sequence.
III. INTERLEAVING / DE-INTERLEAVING IN WIMAX
The WiMAX block interleaver/de-interleaver exploits different Interleaver depths (N cbps ) to incorporate various code rates and modulation schemes and isdescribed in standard documentfor IEEE 802.16e [6] . The Encoded data bits received from CC are interleaved by a block interleaver using two step processes [7] . The first step ensures that the adjacent coded bits are mapped onto nonadjacent subcarriers, which provides frequency diversity and improves the performance of the decoder. The second step ensures that adjacent coded bits are alternately mapped to less and more significant bits of the modulation constellation thus avoiding long runs of lowly reliable bits.
The de-interleaver, which performs the inverse operation, is also defined by another two permutations and is described in [4] . [8] offer internal (embedded) storage for potential applications like local storage, FIFO, data buffers, stack, large LUT etc. In Xilinx FPGA, these internal storages are called Block RAM (BRAM) [9] . Table I and Fig. 2 list all the interface signals of a single port BRAM and their directions. In our experimentation, Xilinx Spartan-3/Spartan-3AN FPGA (device XC3S1400AN) [8] having 16/32 nos. of 18KB (16KB data and 2KB parity) single port BRAM block is used. Out of these, 3 BRAM blocks are used to store the address LUTs for three different modulation schemes of WiMAX de-interleaver address generator.
V. HARDWARE MODEL OF INTERLEAVER

A. Methodology of Proposed Design
In general, design methodology of hardware interleaver is classified into two categories, LUT based and incremental address generation based. The former technique is relatively simple but consumes large logic resources, particularly memory, whereas the later involves complex design methodology but requires relatively less logic resources. In this work, the authors propose an improved design methodology to implement the LUT based address generator for WiMAX deinterleaver on reconfigurable platform. As per IEEE 802.16e standard [6] , ½, ⅔ and ¾ are the allowed code rates where as QPSK, 16-QAM and 64-QAM are the permitted modulation schemes. Accordingly, there are eight, four and four interleaver depths in QPSK, 16-QAM and 64-QAM modulation schemes respectively [7] to implement all the permissible code rates and modulation schemes. In conventional LUT based approach, to implement the de-interleaver address generator, 16 numbers of memory blocks of varying size are required to house all the interleaver addresses. During this work, a relationship between the de-interleaver memory addresses of various N cbps within a modulation scheme is identified. It is found that, the memory addresses of a larger N cbps encompass the same of smaller N cbps . This relationship between the address LUTs is exploited to propose a memory efficient LUT based address generator for WiMAX de-interleaver. Using our proposed design, the number of memory blocks used is reduced to 3 only ensuring saving of 81.25% critical resource. A MATLAB program is developed using (3) and (4) of [4] to determine the write addresses of the de-interleaverfor all code rates and modulation schemes. Among these addresses, first 5 rows for each modulation schemes with N cbps = 576-bits are presented in Table  II (a)-(c). The first 6 columns in Table II (a), describe the memory addresses of first 5 rows with N cbps = 96-bits and QPSK modulation scheme. Similarly, the first 5 rows of interleaver memory addresses with N cbps = 144-bits and QPSK modulation scheme are represented by the first 9 columns in Table II(a) . Likewise, the addresses for other N cbps with QPSK modulation scheme can be determined from the same table where the number of columns is defined as N cbps /d (here d = 16). A similar approach can be applied in Table II (b) and (c) to determine the memory addresses with various interleaver depths for 16-QAM and 64-QAM modulation schemes respectively. Pictorial representation of this relationship of memory addresses between various interleaver depths are given in Fig. 3(a) -(c).
B. Proposed Hardware for the Address Generator
The hardware structure of the proposed LUT based address generator for WiMAX de-interleaver is shown in Fig. 4 . The complete hardware is divided into two parts: LUT address generator block and LUT block. The former consists of ROMs, multiplexers and an up counter responsible for generating the memory address (icount) required to read the address LUTs. The ROMs store the terminal values of each row as input and the starting values of the next row as the output. The column counter counts up to the desired column and then gets reloaded with another preset value representing the starting memory address of the next row from the appropriate ROM selected by mod typ and code rate signals. The contents of a ROM used to implement N cbps = 96 of QPSK (ROM_00_000) is presented in Table III . Similar content are available in other ROMs.
The later block contains the three address LUTs storing the de-interleaver addresses for the three modulation schemes. The multiplexer arrangement along with values in the mod typ ensures selection of proper address LUT for a particular modulation scheme. The selected address LUT is read using icount and the deinterleaver addresses are made available at the address output line. 
VI. SIMULATION Results
The simulation result in the form of timing diagram obtained using ModelSim Xilinx Edition-III for QPSK (mod_typ = 00) with N cbps = 144 (code_rate = 001), is shown in Fig. 5 . The captured portion shows the deinterleaver addresses generated for the first three rows and are identical with Table II(a). The authors have generated and verified addresses for all coding rates and modulation schemes however due to space limitation other results are not included.
VII. FPGA IMPLEMENTATION Results
The proposed hardware structure of de-interleaver address generator is transformed into VHDL model using Xilinx Integrated Software Environment (ISE 8.1) and is implemented on Xilinx Spartan 3 FPGA (XC3S400). Additionally, the hardware structure is also implemented on Xilinx Spartan-3AN FPGA (XC3S1400AN) using ISE 12.1. Table IV shows the device utilization summary for both implementations. The two implementations are almost identical in terms of FPGA resource utilizations, but differ significantly in operating frequency and estimated power consumption. It is observed that the design implemented on advanced FPGA (Spartan-3AN) works faster by 30% than the other, but also consumes double amount of power. The principal advantage of our proposed technique is that it requires only 3 BRAMs of capacity 18KB instead of 16, saving 81.25% of critical FPGA internal resource.
Based on the equivalence drawn between FPGA and ASIC implementations in [3] our work is compared with that of [4] by converting the later in FPGA equivalent implementation.
This comparison shows our implementation on Spartan 3 FPGA is at par with [4] in terms of operating frequency. But, the implementation on Spartan 3AN shows improvement of almost 30% over [4] as FPGA equivalent maximum frequency of the later is found to be 62.5MHz. TABLE III. ROM_00_000   Input  Output  Input  Output  5  36  293  324  41  72  329  360  77  108  365  396  113  144  401  432  149  180  437  468  185  216  473  504  221  252  509  540  257 288 545 0 
